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Abstract
We consider the optimal placement of hardware modules
in space and time for FPGA architectures with reconfigu-
ration capabilities, where modules are three-dimensional
boxes, with two dimensions corresponding to spatial cell re-
quirements on the array and the third one describing execu-
tion time. Thus, optimal module placement can be modeled
as a three-dimensional packing problem. A novel graph-
theoretic characterization (by so-called “packing classes”)
of feasible packings and efficient families of lower bounds
allow a drastic reduction of the search space, so that it is
possible to solve the following problems for a given set of
module tasks to optimality:
(a) Find the minimal execution time of the given problem
on an FPGA of fixed size,
(b) Find the FPGA of minimal size to accomplish the tasks
within a fixed time limit.
Moreover, our approach allows the treatment of precedence
constraints for the sequence of tasks, which are present
in virtually all practical instances. These additional con-
straints cause serious problems to standard combinatorial
algorithms. We show how our approach of packing classes
is perfectly suited for this type of problem. Additional math-
ematical structures are developed that lead to a powerful
framework for computing optimal solutions. The usefulness
is validated by computational results.
1 Introduction
A Field-Programmable Gate Array (FPGA) typically
consists of a regular rectangular grid of equal configurable
cells (logic blocks) that allow the prototyping of simple
logic functions together with simple registers and with spe-
cial routing resources (see Figure 1). A particular design
is realized by customizing a configuration: In traditional
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SRAM-based chips, this can be done at power-up by load-
ing a configuration bit-stream serially into the chip. These
chips may only be reconfigured as a whole with typical re-




Figure 1. An FPGA and a set of five modules
(tasks), shown in ordinary two-dimensional
space and in three-dimensional space-time.
Modules must be placed inside the chip and
must not overlap if executed simultaneously
on the chip.
Today, new generations of FPGA’s have become par-
titionable and dynamically reconfigurable, even partially.
These chips (see e.g. [1, 24]) may support several indepen-
dent or interdependent tasks and designs at a time, and parts
of the chip can be reconfigured quickly during run-time.
In the following, we consider architectures similar to the
Xilinx 6200 FPGA [24] architecture, where column read-
ins and read-outs of flipflop contents may be performed dur-
ing run-time without interfering other configured parts of
the chip. Under these assumptions, a task, or module, may
be represented by a cuboid, with two spatial dimensions,
and one representing the time of computation, see Fig. 2.
However, even if the configuration time is short, the
compilation time for constructing the configuration stream
for a task is still rather long. This diminishes the results that
have been reported recently on on-line strategies for com-
piling and reconfiguring such devices. Important examples
include speeding up computational problems in hardware
by task compaction on hypercubes [16], or approaches to
dynamic allocation of a sequence of tasks on an FPGA of
given size by using heuristics to compact tasks in execution
on the chip during run-time [3, 4].
Here we consider statically defined problems where a
task set is given. In previous work reported in [22, 23] we
have described how these problems can be understood by
virtue of an easy graph-theoretic characterization of feasi-
ble packings. In this paper, we show how to extend this
approach in order to deal with very restrictive constraints
that are present in virtually all practical instances: Typi-
cally, there are temporal precedence constraints imposed
on the set of computing modules, since the output of one
task may be needed as input for another task. Such a set of
precedence constraints may be described by a dependency
graph, see Figure 2. For a problem instance of this type,
we are interested in finding exact solutions to the following
problems. (In the following, a spatial placement is called
feasible if the locations occupied by each pair of tasks that
have overlapping execution intervals are disjoint and fit into
the available space and time. In the presence of precedence
constraints for the tasks, feasibility of a schedule implies
that all of these constraints are met.)
Find the chip of smallest size to accommodate all tasks
such that a given maximum total execution-time is sat-
isfied (MinA&FindS) together with a feasible sched-
ule. A subproblem called MinA&FixedS arises when
the precise starting times of all tasks are already given.
Check whether for a chip of given size and given maxi-
mum execution time, there is a feasible placement and
a feasible schedule that accommodates a set of tasks
(FeasAT&FindS).
Find the smallest execution time of the set of tasks for
a chip of fixed size (MinT&FindS).
Check whether a chip of given size and a given feasible
































Figure 2. Dependency graph of tasks and
shape of modules (3D boxes) with the spatial
dimensions and and the temporal dimen-
sion (execution time)
Our results reported in [23] deal with solving the above
FixedS-problems. For these cases, the problems may be
modeled by three-dimensional orthogonal packing prob-
lems (OPP) without precedence constraints. Note that al-
ready the one-dimensional counterparts without precedence
constraints are known to be NP-complete in the strict sense
[13]. Existing ILP formulations for similar problems such
as [2] fail to solve technical problems of interesting size
to optimality because they use a grid decomposition and
model the placement of a module at location and
time by a 0-1-variable, requiring 0-1 vari-
ables and constraints where , , are
the dimensions of the underlying grid in the -, -, and -
direction. The largest two-dimensional packing problems
that have been solved with this technique place about 20
rectangles on a grid [2, 15]. Solving a three-
dimensional problem with about nodes is hopeless if
these standard solution techniques are used.
A breakthrough to solve these problems to optimality
was due to the introduction of so-called packing classes
[7, 21] that drastically reduce the search space for feasible
packings. The application of this idea to FixedS-problems in
the context of FPGA module reconfiguration has been elab-
orated in [22, 23]. Here, we develop a framework to solve
also problems with precedence constraints such as given by
data dependencies.
In Section 2, we describe basic assumptions on archi-
tecture and introduce some terminology. The notion of
packing classes and a solution to packing problems without
precedence constraints is summarized in Section 3. In Sec-
tion 4, we introduce precedence constraints, describe the
mathematical foundations for incorporating them into the
search, and explain how to implement the resulting algo-
rithms. Finally, we present computational results for two
realistic benchmarks in Section 5.
2 Preliminaries
2.1 Architecture Assumptions
Intermodule communication. Intermodule communi-
cation is assumed to occur at the end of operation of the
sending module (task model). The issuing module may
store its result register values into an external memory con-
nected to the FPGA interface (read-out) via a bus interface.
Memory is allocated to store temporarily intermediate re-
sults.1 Afterwards, the receiving module will read the com-
municated data into its registers via the bus interface. With
this communication style, it is justifiable to ignore routing
overhead between modules that otherwise might introduce
additional placement constraints.
I/O-overhead. The communication time needed for
writing out and reading in communicated data may be ac-
1A static memory allocation may be deduced directly from the static
placement.
counted for by considering this as an offset and being part
of the execution time of a task.
Reconfiguration overhead. The time needed for car-
rying out reconfigurations may be modeled by a constant
(possibly a different number for each task), depending on
the target architecture. This may be considered a simplifi-
cation because the reconfiguration time might depend on the
result of the placement. However, many different models of
taking into account reconfiguration times can be thought of,
and should be adapted individually to the target architec-
ture.
2.2 Mathematical Terminology
Problem instances. We assume that a problem instance
is given by a set of tasks . Each task has a spatial re-
quirement in the - and -direction, denoted by and
, and a duration, denoted by a size along the
time axis. The reconfigurable chip consists of an array
of cells. In addition, there may be an overall al-
lowable time for all tasks to be completed. A schedule
is given by a start time for each task. A schedule is
feasible, if all tasks can be carried out without overlap of
computation tasks in time or space, such that all tasks are
within spatial and temporal bounds.
Graphs. Some of our descriptions make use of a num-
ber of different graph classes. An (undirected) graph
is given by a set of vertices , and a set of edges
; each edge describes the adjacency of a pair of vertices,
and we write for an edge between vertices and .
For a graph , we obtain the complement graph by ex-
changing the set of edges with the set of non-edges.
In a directed graph , edges are oriented, and we
write to denote an edge directed from to .
Precedence constraints. There may be a temporal
precedence requirement between some of the tasks, since
some tasks need to be finished before others can get started.
Mathematically, this means that we are given a partial order
on , which can be described by a directed acyclic graph
, where is the set of directed arcs. In the pres-
ence of such a partial order (denoted ), a feasible schedule
also needs to satisfy these additional constraints.
Packing problems. In the following, we will treat tasks
as three-dimensional boxes and feasible schedules as ar-
rangements of boxes that satisfy all side constraints. This
is implied by the term of a feasible packing. As described
in the introduction, there are different types of objectives,
corresponding to different types of packing problems. The
Orthogonal Packing Problem (OPP) is to decide whether a
given set of boxes can be placed within a given “container”
of size . The Base Minimization Problem (BMP)
is to minimize the size for a fixed such that all boxes
fit into a container with quadratic base. This
corresponds to minimizing chip size to carry out a set of
computations within a given time – called MinA&FindS in
the introduction. The Strip Packing Problem (SPP) is to
minimize the size for a given base size , such
that all boxes fit into the container . This
corresponds to minimizing the time to carry out a set of
computations on a given chip – called MinT&FindS in the
introduction.
3 Solving Unconstrained Problems
3.1 A Framework for Optimal Solutions
Before discussing precedence constraints, we describe a
number of fundamental mathematical insights and result-
ing computational methods for unconstrained packing prob-
lems. Mathematical details can be found in our previous
papers [7, 8, 9, 10, 11, 21, 22, 23].
If we have an efficient method for solving OPP’s, we can
also solve BMP’s and SPP’s by using a binary search. How-
ever, deciding the existence of a feasible more-dimensional
packing is a hard problem in higher dimensions, and pro-
posed methods suggested by other authors [2, 15] have been
of limited success.
Our framework uses a combination of different ap-
proaches to overcome these problems:
1. Try to disprove the existence of a packing by fast and
good classes of lower bounds on the necessary size.
2. In case of failure, try to find a feasible packing by using
fast heuristics.
3. If the existence of a packing is still unsettled, start an
enumeration scheme in form of a branch-and-bound
tree search.
By developing good new bounds for the first stage, we
have been able to achieve a considerable reduction of the
number of cases where a tree search needs to be performed.
(Mathematical details for this step are described in [8, 10]
and are omitted from this short paper.) However, it is clear
that the efficiency of the third stage is crucial for the overall
running time when considering difficult problems. Using a
purely geometric enumeration scheme for this step by trying
to build a partial arrangement of boxes is easily seen to be
immensely time-consuming. In the following, we describe
a purely combinatorial characterization of feasible packings
that allows to perform this step more efficiently.
3.2 Packing Classes
If we consider a feasible packing in -dimensional space,
we can extract some partial information by considering
the relative arrangement of coordinate intervals. More
precisely, we can consider the projections of the boxes
onto the three coordinate axes, and thus reduce the one -
dimensional arrangement to one-dimensional ones. (See
Figure 3 for an example in .) In a second step, we
can disregard the exact coordinates of the resulting inter-
vals in direction and only consider the component graph
: Two boxes and are connected by an edge
in , iff they have overlapping coordinates. Mathemati-
cally, a graph with this characterization of edges is called an
interval graph. These graphs have been studied intensively
in graph theory (see [14, 20]), and they have a number of




Figure 3. The projections of the boxes onto
the coordinate axes define interval graphs
(here in 2D: and ).
Considering sets of component graphs instead of
complicated geometric arrangements has some clear advan-
tages. (Algorithmic implications for our specific purposes
will be discussed further down.) It is not hard to check
that the following three conditions must be satisfied by all
-tuples of graphs that are constructed from a feasible
packing:
C1: is an interval graph, .
C2: Any independent set of is -admissible,
, i.e., , since
all boxes in must fit into the container in the th di-
mension.
C3: . In other words, there must be at least
one dimension in which the corresponding boxes do
not overlap.
A -tuple of component graphs satisfying these neces-
sary conditions is called a packing class. The remarkable
property (proven in [21, 9]) is that these three conditions
are also sufficient for the existence of a feasible packing.
Theorem 1 A -tuple of graphs corresponds
to a feasible packing, iff it is a packing class, i. e., if it satis-
fies the conditions C1, C2, C3.
This allows it to consider only packing classes in order
to decide the existence of a feasible packing, and disregard
most of the geometric information.
3.3 Solving OPP’s
Our search procedure works on packing classes, i.e.,
triples of component graphs with the properties C1, C2, C3.
Since each packing class represents not only a single pack-
ing but a whole family of equivalent packings, we are ef-
fectively dealing with more than one possible candidate for
an optimal packing at a time. (The reader may check for
the example in Figure 3 that there are 36 different feasible
packings that correspond to the same packing class.)
The search tree is traversed by Depth First Search, see
[11, 21] for details. Branching is done by fixing an edge
or . After each branching step, it
is checked if one of the three conditions C1, C2, C3 is vio-
lated, or whether a violation can only be avoided by fixing
further edges. This is easy for two of the conditions: en-
forcing C3 is obvious; property C2 is hereditary, so adding
edges to later will keep it satisfied. (Note that computing
maximum weighted cliques on comparability graphs can be
done efficiently, see [14].) In order to ensure that property
C1 is not violated, we use a number of graph-theoretic char-
acterizations of interval graphs and comparability graphs.
These characterizations are based on two forbidden sub-
structures (again, see [14] for details). In particular, this
means that the following configurations have to be avoided:
1. induced chordless cycles of length 4 in ;
2. so-called 2-chordless odd cycles in the set of edges
excluded from (see [11, 14] for details);
3. infeasible stable sets in .
Each time we detect such a fixed subgraph, we can abandon
the search on this node. Furthermore, if we detect a fixed
subgraph, except for one unfixed edge, we can fix this edge,
such that the forbidden subgraph is avoided.
Our experience shows that these conditions are already
useful when only small subsets of edges have been fixed,
since by excluding small sub-configurations, like induced
chordless cycles of length 4, each branching step triggers a
cascade of more fixed edges.
4 Solving Optimization Problems with Prece-
dence Constraints
A key advantage of considering packing classes is that it
allows to deal with packing problems independent of pre-
cise geometric placement, and that it allows arbitrary fea-
sible interchanges of placement. However, for most practi-
cal instances, we have to satisfy additional constraints for
the temporal placement, i.e., for the start times of tasks.
It should be stressed that for standard approaches, adding
constraints makes the three-dimensional packing problems
much harder. This is significantly different from our ap-
proach, where the nature of the data structures simpli-
fies these problems from three-dimensional to purely two-
dimensional ones: If the whole schedule is given, all edges
in one of the graphs are determined, so we only need to
construct the edge sets and of the other two graphs2.
As we have worked out in detail in [22, 23], this allows it to
solve the resulting FixedS-Problems quite efficiently.
A more realistic, but also more involved situation arises
if only a set of precedence constraints is given, but not the
full schedule. We describe in the following how further
mathematical tools in addition to packing classes allow use-
ful algorithms.
4.1 Packing Classes and Interval Orders
Any edge in a graph corresponds to an overlap be-
tween the corresponding intervals. This means that the
complement graph given by the complement of the
edge set consists of all pairs of coordinate intervals that
are “comparable”: Either the first interval is “to the left” of
the second, or vice versa. Any (undirected) graph of this
type is a so-called comparability graph (see [14] for further
details). By orienting edges to point from “left” to “right”
intervals, we get a partial order of the set of vertices, a
so-called interval order [20]. Obviously, this order relation
is transitive, i.e., and imply , which
is the reason why we also speak of a transitive orientation
of the undirected comparability graph . See Figure 4 for
a (two-dimensional) example of a packing class, the corre-
sponding comparability graph, a transitive orientation, and











Figure 4. (a) A two-dimensional packing class.
(b) The corresponding comparability graphs.
(c) A transitive orientation. (d) A feasible
packing corresponding to the orientation.
Now consider a situation where we need to satisfy a par-
tial order of precedence constraints in the time dimension.
It follows that each arc in this partial or-
der forces the corresponding undirected edge
to be excluded from . Thus, we can simply initialize
our algorithm for constructing packing classes by fixing
2To emphasize the motivation of temporal precedence constraints, we
write to suggest that the time coordinate is constrained, and and
to imply that the space coordinates are unrestricted. Clearly, our approach
works the same way when dealing with spatial restrictions.
all undirected edges corresponding to to be contained in
. After running the original algorithm, we may get ad-
ditional comparability edges. As the example in Figure 5
shows, this causes an additional problem: Even if we know
that the graph has a transitive orientation, and all arcs
of the precedence order are contained in
as , it is not clear that there is a transitive









Figure 5. A comparability graph
with a partial order contained in , such
that there is no transitive orientation of
that extends .
4.2 Finding Feasible Transitive Orientations
Consider a comparability graph that is the comple-
ment of an interval graph . Deciding whether has a
transitive orientation that extends a given partial order is
a problem that has been studied in the context of scheduling.
Korte and Möhring [18] give a linear-time algorithm for de-
termining a solution, or deciding that none exists. Their
approach is based on a very special data structure called
modified PQ-trees.
In principle, it is possible to solve our more-dimensional
packing problems with precedence constraints by adding
this algorithm as a black box to test the leaves of our search
tree for packing classes: In case of failure, backtrack in the
tree. However, the resulting method cannot be expected
to be reasonably efficient: During the course of our tree
search, we are not dealing with one fixed comparability
graph, but only build it while exploring the search tree.
This means that we have to expect spending a considerable
amount of time testing similar leaves in the search tree, i.e.,
comparability graphs that share most of their graph struc-
ture. It may be that already a very small part of this struc-
ture that is fixed very “high” in the search tree constitutes an
obstruction that prevents a feasible orientation of all graphs
constructed below it. So a “deep” search may take a long
time to get rid of this obstruction. This makes it desirable to
use more structural properties of comparability graphs and
their orientations to make use of obstructions already “high”
in the search tree.
4.3 Implied Orientations
As in the basic packing class approach, we consider the
component graphs and their complements, the compara-
bility graphs . This means that we continue to have three
basic states for any edge: (1) edges that have been fixed to
be in , i.e., component edges; (2) edges that have been
fixed to be in , i.e., comparability edges; (3) unassigned
edges.
In order to deal with precedence constraints, we also
consider orientations of the comparability edges. This
means that during the course of our tree search, we can have
three different possible states for each comparability edge:
(2a) one possible orientation; (2b) the opposite possible ori-
entation; (2c) no assigned orientation.
A stepping stone for this approach arises from consider-






























Figure 6. Implications for edges and their ori-
entations: Above are path implications (D1,
left) and transitivity implications (D2, right);
below the forced orientations of edges.
The first configuration consists of two comparability
edges , such that the third edge
has been fixed to be an edge from the component
graph . Now any orientation of one of the comparability
edges forces the orientation of the other comparability edge,
as shown in the figure. Since this configuration corresponds
to an induced path in , we call this arrangement a path
implication.
The second configuration consists of two directed com-
parability edges . In this case we know that
the edge must also be a comparability edge, with an
orientation of . Since this configuration corresponds
to a triangle in , we call this arrangement a transitivity
implication.
Clearly, any implication arising from one of the above
configurations can induce further implications. Considering
sequences of path implications leads to the following parti-
tion of comparability edges into path implication classes:
Two comparability edges are in the same implication class,
iff there is a sequence of path implications, such that orient-
ing one edge forces the orientation of the other edge. For
an example, consider the arrangement in Figure 5. Here, all
three comparability edges , , and
are in the same path implication class. Now the orientation
of implies the orientation , which in turn
implies the orientation , contradicting the orienta-
tion of in the given partial order . We call this
type of contradiction a path conflict on a path implication
class.
It is not hard to see that the path implication classes form
a partition of the comparability edges, since we are dealing
with an equivalence relation.
Similar to possible orientation conflicts for path impli-
cation classes, we may get a violation of transitivity impli-
cations, as a sequence of implications may force a directed
cycle. (An example can be found in our mathematical report
[6].) This type of violation we call a transitivity conflict.
Thus, we have the following necessary conditions for the
existence of a transitive orientation that extends a given par-
tial order :
D1: Any path implication can be carried out without a con-
flict.
D2: Any transitivity implication can be carried out without
a conflict.
These necessary conditions are also sufficient:
Theorem 2 (Fekete, Köhler, Teich) Consider a partial or-
der with arc set contained in the edge set of a given com-
parability graph . can be extended to a transitive orien-
tation of , iff all arising path implications and transitivity
can be carried out in any order without creating a path con-
flict or a transitivity conflict.
A proof and further mathematical details3 are described
in our forthcoming mathematical paper [5].
4.4 Solving OPP’s with Precedence Constraints
We start by fixing for all arcs the edge
as an edge in the comparability graph , and we also fix its
orientation to be . In addition to the tests for enforcing
the conditions for unoriented packing classes (C1, C2, C3),
we employ the tests suggested by path implications and tri-
angle implications. Like for packing classes, we can again
get cascades of fixed edge orientations. If we get an orienta-
tion conflict or a cycle conflict, we can abandon the search
on this tree node. The correctness of the overall algorithm
follows from Theorem 2.
5 Computational Experiments
The first example is a numerical method for solving a
differential equation (DE) with 11 nodes. The node opera-
tions are either multiplications or ALU-type operations. In
3The interested reader may take note that we are extending previous
work by Gallai [12], who extensively studied implication classes of com-
parability graphs. See Kelly [17], Möhring [20] for informative surveys on
this topic, and Krämer [19] for an application in scheduling theory.
a second example, a video-codec using the H.261 norm is
optimized. These examples are meant to demonstrate the
general applicability of our method for practical problems;
given other problem instances, or additional constraints, we
can easily adapt our algorithm.
5.1 DE Benchmark
Let the module library contain two hardware modules
(box types): an array-multiplier and a module of type ALU
that realizes all other node operations (comparison, addi-
tion, subtraction). For a word-length of n=16 bits, we as-
sume a module geometry of 16 x 1 cells for the ALU mod-
ule, and of 16 x 16 cells for the multiplier. Furthermore, the
execution time of an ALU node takes one clock cycle, while
a multiplication requires 2 clock cycles on our target chip.
The dependency graph is shown in Fig. 2. First, we com-
pute the transitive closure of all data dependencies to allow
our algorithm to find contradictions to feasible packings al-
ready in the input.
Next, we solve several instances of the BMP problem
for different values of reported in Table 1. Each listed
yields a test case for which the container size is minimized
(MinA ), assuming . Also shown is the CPU-time
needed for finding a solution.
Table 1. Computational results for optimizing
reconfigurations for the DE benchmark
container sizes
CPU-time (s)
1 6 32 32 55.76 s
2 13 17 17 0.04 s
3 14 16 16 0.03 s
The reported optimization times were measured as the
CPU-times on a SUN-Ultra 30 architecture.
For the DE benchmark, it turns out that a chip of 32 x 32
freely programmable cells is necessary to obtain a latency
between 6 and 12 clock cycles. As the longest path in the
graph has length 6, there does not exist any faster schedule.
For 12 and 13 cycles, a chip of size 17 x 17 is necessary, for
, a chip of size 16 x 16 cells is sufficient which is
the smallest chip possible to implement the problem as one
multiplication by itself uses the full chip.
Similarly, the SPP is solved. The tradeoff between area
size and necessary time is visualized in Fig. 7, where the
Pareto-optimal points are shown. The figure also shows the












Figure 7. Pareto-optimal points for minimiz-
ing chip area and processing time for the
DE benchmark. (a) Including partial order
constraints (solid lines). (b) Without consid-
eration of partial order constraints (dashed
lines).
5.2 Video-Codec Benchmark
Figure 8 shows a block diagram of the operation of a
hybrid image sequence coder/decoder. The purpose of the
coder is to compress video images using the H.261 stan-
dard. In this device, transformative and predictive coding
techniques are unified. The compression factor can be in-
creased by a predictive method for motion estimates: blocks


























Figure 8. Block diagram of a video-codec
(H.261)
The blocks of the operational description in Figure 8 pos-
sess the granularity of more complex functions. However,
this description contains no information corresponding to
timing, architecture, and mapping of blocks onto an archi-
tecture.
Figure 9 shows a problem graph of the video-codec in
Figure 8. The problem graph contains a subgraph for the
coder and one subgraph for the decoder.
For realizing the device, we have a library of three dif-
ferent modules. One is a simple processor core with a (nor-
malized) area requirement of 625 units (25 x 25 cells, nor-
malized to other modules in order to obtain a coarser grid)
called PUM. Secondly, there are two dedicated special-
purpose modules: a block matching module (BMM) that
is used for motion estimation and requires 64 x 64 = 4096
Figure 9. Problem graph of the video-codec
in Figure 8
cells; and a module DCTM for computing DCT/IDCT-
computations, requiring 16 x 16 = 256 cells.
Again, the BMP and the SSPP were solved for differ-
ent latency constraints. Here, there is only one Pareto-point
found, shown in Table 2.
Table 2. Computational results for optimizing
reconfigurations for the Video-Codec
container sizes
CPU-time (s)
1 59 64 64 24.87 s
Note that there is no solution for container sizes smaller
than 64 x 64. For this value, is the smallest latency
possible due to the data dependencies.
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[5] S. P. Fekete, E. Köhler, and J. Teich. Extending partial sub-
orders and implication classes. Report 697-2000, TU Berlin.
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